 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC7266 Quad 2-input EXCLUSIVE-NOR gate Product specification File under Integrated Circuits, IC06 December 1990 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-NOR gate FEATURES * Output capability: standard * ICC category: SSI GENERAL DESCRIPTION 74HC7266 The 74HC7266 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC7266 provide the EXCLUSIVE-NOR function with active push-pull output. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz CL = output load capacitance in pF VCC = supply voltage in V (CL x VCC2 x fo) = sum of outputs 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay nA, nB to nY input capacitance power dissipation capacitance per gate note 1 CONDITIONS HC CL = 15 pF; VCC = 5 V 11 3.5 17 ns pF pF UNIT December 1990 2 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-NOR gate PIN DESCRIPTION PIN NO. 1, 5, 8, 12 2, 6, 9, 13 3, 4, 10, 11 7 14 SYMBOL 1A to 4A 1B to 4B 1Y to 4Y GND VCC NAME AND FUNCTION data inputs data inputs data outputs ground (0 V) positive supply voltage 74HC7266 Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. FUNCTION TABLE INPUTS nA L L H H Notes 1. H = HIGH voltage level L = LOW voltage level nB L H L H OUTPUT nY H L L H Fig.4 Functional diagram. Fig.5 Logic diagram (one gate). December 1990 3 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-NOR gate DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: SSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 min. typ. tPHL/ tPLH propagation delay nA, nB to nY output transition time 39 14 11 19 7 6 max. 115 23 20 75 15 13 -40 to +85 -40 to +125 max. 175 35 30 110 22 19 ns 2.0 4.5 6.0 2.0 4.5 6.0 UNIT 74HC7266 TEST CONDITIONS VCC WAVEFORMS (V) Fig.6 min. max. min. 145 29 25 95 19 16 tTHL/ tTLH ns Fig.6 AC WAVEFORMS (1) HC : VM = 50%; VI = GND to VCC. Fig.6 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 4 |
Price & Availability of 74HC7266
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |